Uncategorized

RTL Code is Weird: Part 1

/ RTL Code, Synthesis, Timing, Uncategorized /

Register-transfer-level (RTL) development is widely known to be considerably more difficult than developing with more common high-level languages. The primary reason for this increased difficulty lies in the necessity for hardware expertise to craft efficient designs. However, even seasoned hardware engineers encounter distinct challenges that diverge sharply from those encountered in software development. These challenges […]

RTL Code is Weird: Part 1 Read More »

RTL Pitfalls: Stop Initializing Signals, Start Testing Resets, and Use Assertions

/ Reset, RTL Code, Uncategorized, Verification /

In this article, we again explore the intricacies of register-transfer-level (RTL) coding, investigating several often-overlooked topics that frequently lead to pitfalls in design. We then discuss more general verification techniques that help identify these pitfalls, and others as soon as possible. To help connect these topics, we use the following example, which has a subtle,

RTL Pitfalls: Stop Initializing Signals, Start Testing Resets, and Use Assertions Read More »